Skip to main content
FemtoClock Crystal-to-HCSL Clock Generator

Package Information

CAD Model:View CAD Model
Pkg. Type:TSSOP
Pkg. Code:DQG28
Lead Count (#):28
Pkg. Dimensions (mm):9.7 x 6.1 x 1.0
Pitch (mm):0.65

Environmental & Export Classifications

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

Product Attributes

Lead Count (#)28
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Qty. per Reel (#)1000
Qty. per Carrier (#)0
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)-40 to 85°C
Advanced FeaturesReference Output
App Jitter CompliancePCIe
C-C Jitter Max P-P (ps)35
Core Voltage (V)3.3
Feedback InputNo
Input Freq (MHz)25 - 25
Input TypeCrystal, LVCMOS
Inputs (#)2
Length (mm)9.7
MOQ1000
Output Banks (#)3
Output Freq Range (MHz)100 - 100, 125 - 125
Output Skew (ps)100
Output TypeHCSL, LVCMOS
Output Voltage (V)3.3
Outputs (#)5
Package Area (mm²)47
Phase Jitter Typ RMS (ps)0.44
Pitch (mm)0.65
Pkg. Dimensions (mm)9.7 x 6.1 x 1.0
Pkg. TypeTSSOP
Prog. ClockNo
PublishedNo
Reel Size (in)13
Reference OutputYes
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Spread SpectrumNo
Tape & ReelYes
Thickness (mm)1
Width (mm)6.1

Description

The 841654I is an optimized PCIe and sRIO clock generator. The device uses a 25MHz parallel crystal to generate 100MHz and 125MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solutions. The device has excellent phase jitter (< 1ps rms) suitable to clock components requiring precise and low-jitter PCIe or sRIO or both clock signals. Designed for telecom, networking and industrial applications, the 841654I can also drive the high-speed sRIO and PCIe SerDes clock inputs of communication processors, DSPs, switches and bridges.