Skip to main content
CMOS Programmable Peripheral Interface

Package Information

CAD Model: View CAD Model
Pkg. Type: PDIP
Pkg. Code: EWX
Lead Count (#): 40
Pkg. Dimensions (mm): 52.07 x 13.97 x 4.06
Pitch (mm): 2.54

Environmental & Export Classifications

Moisture Sensitivity Level (MSL) Not Applicable
Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090
RoHS (IP82C55AZ) Download

Product Attributes

Pkg. Type PDIP
Lead Count (#) 40
Carrier Type Tube
Moisture Sensitivity Level (MSL) Not Applicable
Pkg. Dimensions (mm) 52.1 x 14.0 x 4.06
Pitch (mm) 2.5
Pb (Lead) Free Yes
Pb Free Category Pb-Free 100% Matte Tin Plate w/Anneal-e3
MOQ 297
Temp. Range (°C) -40 to +85°C
CAGE code 34371
Country of Assembly TAIWAN
Country of Wafer Fabrication UNITED STATES
Advanced Features Pin Compatible with NMOS 8255A, 24 Programmable I/O Pins, Fully TTL Compatible, High Speed
Die Sale Availability? No
Flow Harsh Environment & MIL-STD-883
Length (mm) 52.1
PROTO Availability? No
Price (USD) $25.60919
Qualification Level QML Class Q (military)
Rating MIL-STD-883
Thickness (mm) 4.06
Width (mm) 14

Description

The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. The high performance and industry standard configuration of the 82C55A make it compatible with the 80C86, 80C88 and other microprocessors. Static CMOS circuit design insures low operating power. TTL compatibility over the full military temperature range and bus hold circuitry eliminate the need for pull-up resistors. The Intersil advanced SAJI process results in performance equal to or greater than existing functionally equivalent products at a fraction of the power.