Skip to main content
64K x 36 Sync, 3.3V/2.5V Dual-Port RAM, Interleaved I/Os

Package Information

CAD Model: View CAD Model
Pkg. Type: PQFP
Pkg. Code: DR208
Lead Count (#): 208
Pkg. Dimensions (mm): 28.0 x 28.0 x 3.5
Pitch (mm): 0.5

Environmental & Export Classifications

Moisture Sensitivity Level (MSL) 3
Pb (Lead) Free No
ECCN (US)
HTS (US)

Product Attributes

Carrier Type Tray
Moisture Sensitivity Level (MSL) 3
Architecture Dual-Port
Bus Width (bits) 36
Core Voltage (V) 2.5
Density (Kb) 2304
Function Collision Detect, Counters, Dual Clocks, Interrupt, JTAG, Sleep Mode
I/O Frequency (MHz) 166 - 166
I/O Type 2.5 V LVTTL, 3.3 V LVTTL
Interface Sync
Lead Count (#) 208
Length (mm) 28
MOQ 12
Organization 64K x 36
Output Type Flowthrough, Pipelined
Package Area (mm²) 784
Pb (Lead) Free No
Pb Free Category e0
Pitch (mm) 0.5
Pkg. Dimensions (mm) 28.0 x 28.0 x 3.5
Pkg. Type PQFP
Published No
Qty. per Carrier (#) 24
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range (°C) 0 to 70°C
Thickness (mm) 3.5
Width (mm) 28

Description

The 70T3589 is a high-speed 64K x 36-bit synchronous dual-port RAM that has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power-down feature, controlled by the Chip Enables (CE0 and CE1), permits the on-chip circuitry of each port to enter a very low standby power mode. The 70T3589 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.