Skip to main content
Quadraclock Quadrature Delay Buffer

Package Information

CAD Model: View CAD Model
Pkg. Type: SOIC
Pkg. Code: DCG16
Lead Count (#): 16
Pkg. Dimensions (mm): 9.9 x 3.9 x 1.5
Pitch (mm): 1.27

Environmental & Export Classifications

Moisture Sensitivity Level (MSL) 3
Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090

Product Attributes

Lead Count (#) 16
Carrier Type Reel
Moisture Sensitivity Level (MSL) 3
Qty. per Reel (#) 2500
Qty. per Carrier (#) 0
Pb (Lead) Free Yes
Pb Free Category e3 Sn
Temp. Range (°C) 0 to 70°C
Advanced Features Feedback Input
C-C Jitter Typ P-P (ps) 150
Core Voltage (V) 3.3V, 5V
Feedback Input Yes
Input Freq (MHz) 5 - 150
Input Type LVCMOS
Inputs (#) 1
Length (mm) 9.9
MOQ 2500
Output Banks (#) 1
Output Freq Range (MHz) 15 - 135
Output Skew (ps) 300
Output Type LVCMOS
Output Voltage (V) 3.3V, 5V
Outputs (#) 4
Package Area (mm²) 38.6
Period Jitter Typ P-P (ps) 75
Pitch (mm) 1.27
Pkg. Dimensions (mm) 9.9 x 3.9 x 1.5
Pkg. Type SOIC
Prog. Clock No
Published No
Reel Size (in) 13
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel Yes
Thickness (mm) 1.5
Width (mm) 3.9

Description

The 672-01/02 are zero delay buffers that generate four output clocks whose phases are spaced at 90° intervals. Based on IDT's proprietary low jitter Phase-Locked Loop (PLL) techniques, each device provides five low-skew outputs, with clock rates up to 84 MHz for the 672-01 and up to 135 MHz for the 672-02. By providing outputs delayed one quarter clock cycle, the device is useful for systems requiring early or late clocks. The 672-01/02 include multiplier selections of x0.5, x1, x2, x3, x4, x5, or x6. They also offer a mode to power-down all internal circuitry and tri-state the outputs. In normal operation, output clock FBCLK is tied to the FBIN pin. IDT manufactures the largest variety of clock generators and buffers, and is the largest clock supplier in the world.