Skip to main content

Product and News Information

The following page content corresponds to the products marketed in Japan.
If you do not live in Japan, please

HD Video Middleware for Products that Use SH-Mobile Application Processors
Software enables long-duration recording and playback of high-definition video with high-quality audio on mobile phones and similar devices.

Working in collaboration with the Systems Development Laboratory of Hitachi, Ltd., Renesas has developed the HD Video Middleware to facilitate the development of HD (High Definition) video recording and playback applications for mobile phones and other devices that use our SH-Mobile application processors. This product can also be used in designs built with SoC devices that have the same type of hardware accelerator.

The new software supports up to 1280×720 resolution in the H.264 standard using the MP4 and MPEG-2 TS formats. It can control the processing of a hardware accelerator that supports full HD with a high level of efficiency. All of the key functions for HD video are provided and the middleware implements a flexible HW/SW configuration that allows customization of functions such as the camera input and LCD display direction. Moreover, when used in conjunction with existing Renesas middleware for high-quality audio compression standards such as AAC-LC and Dolby Digital, the new middleware enables products to perform long-duration recording and playback of video with both high image and audio quality. (Dolby Digital support is currently under development.)

IP Conforming to the PCI Express 2.0 Standard for Implementing High-speed Serial Interfaces
New IP is the first in the industry to achieve certification for Revision 2.0, which supports a fast 5.0 Gbps transfer rate.

Renesas has developed a logical-layer and physical-layer IP (intellectual property) for Revision 2.0 of the PCI Express Base Specification high-speed serial interface standard. This standard, popularly referred to as PCI Express 2.0, offers a fast 5.0 Gbps transfer rate. The new IP, which is designed for a 65nm process, is the first of its type to receive certification for Revision 2.0 from the compliance workshop set up by the PCI-SIGR standards body. A key feature of the IP is an "up configuration" function for dynamically adjusting the transfer rate during operation.

LSI devices that incorporate the new IP can easily be connected to other devices that support PCI Express 2.0 connectivity. Conformance certification ensures the compatibility that allows customers to implement systems with functions such as advanced graphics processing. Many optional functions can be selected when the IP is integrated into a microcomputer, SoC, or other device. Those options include device attributes, maximum payload size, number of virtual channels, number of functions, internal buffer size, and number of lanes.


End of content

Back To Top